

高速电路设计与仿真 ---SPECCTRAQuest Foundations

<u>www.farsight.com.cn</u>



问题的提出及课程目的

∨ 高速PCB设计失败的例子

✓系统地认识高速PCB设计中会遇到哪些棘手问题?这些问题 有什么现象和表现形式?

∨ 理解问题产生的原因、机理

∨ 掌握问题的解决方法





高速PCB设计中的主要问题

∨信号完整性问题

∨时序问题

∨电磁兼容性问题





高速PCB设计中的理论基础

∨传输线理论(高速PCB中所涉及的)

∨反射、串扰、振铃、地弹等

∨时序匹配




华清远几

The SPECCTRAQuest Design

The SPECCTRAQuest Design Flow consists of the following six steps:

Pre-Placement Solution Space Analysis Constraint-Driven Floorplanning Constraint-Driven Routing Post-Route DRC Post-Route Analysis




Flow

Design Flow: Pre-Placement

Standard form factors, mechanical restrictions, and standard practices often predefine locations of critical components.

Electrical design must start with these requirements, or present a strong case why things should be changed. Pre-placed design is usually created by the CAD group as

a starting point for design.





Database Setup Advisor

_ 🗆 🗵

Database Setup Advisor

- Database Setup Advisor

To successfully extract a topology into Signal Explorer, certain information must be setup properly in the layout database so that the electrical circuit topology can be accurately synthesized.

The Database Setup Advisor guides you through this setup process. If done correctly, this will only need to be done once with the layout database; then you should be able to extract any signals into Signal Explorer.

The Database Setup Advisor is automatically invoked if there is a problem found with the signal that you want to extract. It can also be invoked directly from the Topology Template dialog box in Signal Explorer. You should run the Database Setup Advisor once on each new design before extracting topology data.

Database Setup Process

The Database Setup Advisor will walk you through the following modules:

Cross-section: Define the type and characteristics of the varied material layers in the layout.

DC Nets: Identify which nets in the layout are to be connected to a constant DC voltage.

Devices: Provide information about the devices in the layout, such as Class and Pinuse properties.

SI Models: Assign electrical models to components in the layout.

SI Audit: Audit specific nets in the layout to verify that they are set up properly for extraction and simulation.

<back next=""> Finish Cancel H</back>	elp	Help	Cancel	Finish	Next >	< Back

- Ø The first screen of the Database Seup Advisor.
- Ø Explains the use of Database Setup Advisor.
- Describes the steps you must take to set up the database correctly.
- Ø "Set up Right, Set up Once".





Defining the Layout Cross-Section


- 🗆 🗵 Layout Cross Section Cross Section Conductivity Subclass Name Туре Material Thickness Dielectric Loss Negative | Shield Width Impedance (MIL) (mho/cm) Constant Artwork (MIL) (ohm) Tangent SURFACE AIR. TOP CONDUCTOR -COPPER 595900 5 65.777 2 -1.2 1 0 3 DIELECTRIC Ŧ FB-4 . 5 0 4.500000 0 PLANE Ŧ COPPER 1.2 4 INTERNAL1 595900 × × DIELECTRIC Ŧ FB-4 14 0 4.500000 Ω 6 INTERNAL2 PLANE Ŧ COPPER 1.2 595900 × × DIELECTRIC Ŧ 5 0 4.500000 7 FB-4 0 8 BOTTOM CONDUCTOR Ŧ COPPER 595900 0 5 65.777 1.2 1 9 SURFACE AIR. Designates the currently selected layer as a **Activate Differential Mode** shield layer. The shield layer prevents the electrical signals from the two adjacent Layout Cross-Section Editor layers from interacting with each other. • Total Thickness: Stripline Layer Dielectric: Dielectric Constant: Loss Tangent: Differential Mode • [Determined Automatically] 28.8 MIL OK. Apply Cancel Help FAR IGHT



DC Voltages

SPECCTRAQuest SI Expert needs source voltages for

terminators and capacitors to build an electrically correct circuit.







Signal Model Assignment Form


			sPins	Signal Model Assignment Devices BondWires RefDe:
	brary	Source Library	Signal Model	DevType Value/Refdes
Signal Model		fxdevs.dml fxdevs.dml	7406 7406	 1 - HEADER 2 → 7406 4 → U3
U1		fxdevs.dml fxdevs.dml fxdevs.dml	7406 7407 74ALS00	
	dml	fxdevs.dml fxdevs.dml fxdevs.dml fxdevs.dml	74ALS04 74ALS08 74ALS08 74ALS245	 ⊕ つ 74ALS04 ⊕ つ 74ALS08 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
		fxdevs.dml	74ALS74	⊕
RLC		Auto Setu Edit Model.	Find Model	Signal Model: Create Model
IBIS Device Model	ad	Load	Save 1 Path in Map File	Assignment Map File: Include ORIGINAL Model
Package Model		nts	r All Model Assignme:	Clear
ЕЛД	Help	He	Preferences	OK Cancel








SQ Signal Explorer Expert Parameters Tab






SQ Signal Explorer Expert Results Tab





FAR IGHT





- Ø Extract / create topology to be analyzed.
 - ü Pin ordering
 - ü Discrete devices
 - **ü** Rat-T positions (if any)
- Ø Identify / enter nominal values for all parameters.
 - **ü** Board impedance
 - ü Trace velocity
 - ü Terminator value
 - **ü** Segment lengths







- Ø Create a "master list" of all variables for analyses and their ranges.
- Ø Identify "dependencies" between variables, based on how the design will be implemented.
 - ü Traces on the same layer have identical characteristics.
 - ü Resistors in the same RPAK match closely.
- Ø Develop a simulation strategy based on combinations to be analyzed.

Parameter	Min	Тур	Max	# Steps		
P6 Speed	Fast		Slow	2		
440FX_Speed	Fast		Slow	2		
TL1 Impedance	60 ohms		70 ohms	2		
TL1 Velocity	5400 mils/ns		6600 mils/ns	2		
TL1 Length	4000 mils		8000 mils	2		
TL2 Impedance		TL1 Impedance		1		
TL2 Velocity		TL1 Velocity		1	-	
TL2 Length	0 mils		2000 mils	2		
TL3 Impedance		TL1 Impedance		1	-	
TL3 Velocity		TL1 Velocity		1		
TL3 Length	0 mils		2000 mils	2		
RP A Impedance	67 ohms		69 ohms	2		
RP B Impedance	67 ohms		69 ohms	2		7
Total Combinati				512	AD	IGH




- Ø Run simulations and gather results.
 - ü SigXp "tabbed" report format is designed to import easily into Microsoft Excel and Access.
- Ø Evaluate results and identify "cases" (combinations of variables) that cause topology to fail (not meet design goals).
- Ø Simulate individual cases, analyze, correct design if needed, and iterate.

🚟 SQ signal explorer expert: ham_mod.top 1.0	(N Hicrosoft Eacel - oweng_rpt_tab.tet	
<u>File V</u> iew <u>E</u> dit <u>S</u> et <u>A</u> nalyze <u>H</u> elp	📽 ge of gewitten tona ont gewitten ge	
	1 峰目 香動で おい 回び ハ・ハー 監察 ちた 斜系 (証書者) 200日 町	
D 🗲 🔲 🥄 🍳 🔍 🗹		
	- ●6	
U15	A: 💌 = SimilE	
U15 PULSE P6_2_1		0 F 🔤
P6_2_J	1 Cycl. FTSMTL3. moTL3.1mTL3.impTL impTL2.tenTL1.comYuncturit. Nuiseberg OvershoutH. DeurshoutL. PropEllery, Ski	
	1 1 5L/s 60 000 30 60 1000 PASS 284.23 1500.38 275.1 1.25725 0	
		12.345 2.35219
	4 1 -sst 3 11 -sst 3 -sst -sst	
		12 2 164641 72771 104706
150 GTL_30 60oh		54150 2. 7701
· · · · · · · · · · · · · · · · · · ·		
4000		
	2 11-851 /U 1000 /I 40 1000 4853 18427 1505 28 175,160 107462 08 10 11-861 60 0 51 60 0 5000 4855 18367 15072 155,868 188603 06	
		March 2 Brill
	12 1 Test 20 100 27 20 100 28 20 100 28 20 100 10 10 10 10 10 10 10 10 10 10 10 1	
		20007 2.2002
TL3		30753 2.4192
1.5 V RP54 Worksine		05711 3,30083
	16 1 -wai // 1000 // // 200 /42/3 1892/ /5/760 211.880 1/18/2/ 06	
68 Ohm TL2 length		21-7 1 2000
10 000 C2 12 0gm	10 1 set 11 0 - 100 1000 -22-3 10010 110 11000 10000 1	1 - CA - CHUB - 🔤
	19 1 3ho 00 1000 77 00 1001 2000 2400 2403 209.07 1000 770 770 270.02 1710427 0	04041 2.64101 🛛 😭
▼▶\Parameters	S 4 4 F F sweep_pt_tab/	DIE .
Ready	ionte de la companya de la comp	
-		
	HAR	IGH





- Ø The solution found thus far is a single-line solution.
- Ø Crosstalk timing shifts must be within crosstalk budget.
- Ø Single-line topology is modified to model coupling where appropriate.
- Ø Different line width / spacing rules are evaluated for timing






- Ø Create final topology template from analysis results:
 - ü Segment min / max lengths
 - ü Parallelism rules
- Some variances should not be included in the final topology template:







Setting Sweep Parameters

Expression listed and other


parameters used in the


Count value determines the number of sweep count points.


expression determine the Set Parameter: imnedance number of sweep count points. Sincle Yake 💭 Singe Value . Value Set Parameter: impedance - E X - Linsa Hange Sincle Yake C: Singe Value 🔿 Li ea Kargel 🚔 Sel Parameters impedance . E X Value Start Value Cincle Value SlupValue - Linear Hanger 🔘 Dinge Valle value. 🔆 Li ea Karle (C m= Start Value iouri. Linear Energe-Act SlupValue C real Bange Stop Size Stat Value mri - Multipe Volues -SILL Value (6) Pulliple Values E ch-40 Juhan 53 okto Stop Size Court 37 ohm neer Mue Multipe Volues se dan Step Stor 105 ohm Puliple Vakies Ciellete Value I -Multipe Volues-Incert Value O Multiple Values Te-Itu. Letete Value Inset Value l selEd) Reicie Volue E piese on Textific Expression Variables: 3P123 resistance. ٠ Append Var Expression. /TT2~otage Expression. Ŧ TI 1 length TedEcit. E-Liew u 3P123 resistance 🔺 Variables: Append Var 🛞 tao akaoni Limpedance /TT2-vollage F Larcel Help JK. Ti 1 length TedEcit. Append Var T 2 mpedance 🛛 🛄 Variao e a encili Discrete values determines the JK. Lar cel 19-16-11... number of sweep count points. 3C Cancel leb. FAR



Assigning Prop Delay Constraints








Constraint-Driven Routing

Bubble: Hug Preferred



The etch that is routed hugs the object to avoid DRC violation.


Dynamic timing meter highlights high-speed timing constraint violation.


Bubble: Shove Preferred




The etch that is routed pushes the existing etch to resolve DRC violation, FAR IGHT

The spacing rule violation flagged off by DRC markers







Simultaneous Swi	tching Noise	e (mV) for X	Net `2	COMPI	ETE HA4`	(Typ FTS	Mode
Drvr	Net					ıs SSNFal.	
COMPLETE U15 149	COMPLETE H	HA4 pwrgtl	0		gndbus	51.54	5
COMPLETE U15 149 	******				284 		-
**************************************	*********** IOModel	*******	****** Vilmax				
COMPLETE U27 78	PMC_D00200E	30S2AZZGHE	 800 mV	1200) mV		
**************************************	net	*****	******	*****	*****		
	 66MHz 0).5					



Differential Pair Design Exploration




华清远见		nulus to Analyze Il Pair Topology
🗃 10 Cell (U25) Stimulus Edit		
Stimulus State O Pulse O Quiet Hi O Rise O Quiet Lo O Fall O Tristate O Custom	Terminal Info Terminal Name: DATA Stimulus Type: SYNC Stimulus Name: NONE Delete Stimulus	Measurement Info Cycle(s): 1 Maximum of 1024 bits
		Tr(0-100%) Tf(0-100%) 0.583 ns 0.55 ns
DATA DATA DATA 0 ns	// // // ////////////////////////////////////	
OK Apply	Cancel	Help FAR IGHT





Gap and Line Width From the SPECCTRAQuest SI Expert menu, select Route– Connect command.



<u>华清远见CADENCE相关课程</u>

FARIGHT

✔ 初级班(三天)

- ∨ 1. Concept HDL 原理图设计
- ✔ 2. Allegro PCB设计
- ✓ 3. Librarian Expert 库管理
- ∨ 高级班(三天)
- ✓ Day 1: Basic theories in high-speed PCB design
- ✓ Pre-Placement
- **v** Extracting and Simulating Topologies
- ✓ Day 2: Determining and Adding Constraints
- ✓ Template Applications and Constraint-Driven Placement
- ✓ Day 3: Constraint-Driven Routing
- ✓ Post-Route DRC and Analysis
- ✓ Differential Pair Design Exploration



